Abstract:
The following research topics are reported: First, we have simulated a number of different synchronization flop circuits and compared their settling time constants (tau). Second, a two-flop and six multi-synchronizers have been implemented on an FPGA and measured in the lab; we describe the method and the results. Third, we have considered a number of common synchronizer design errors; they are presented, analyzed and corrections are suggested.